An fpga discovery along IceSticks, Icebreakers, Verilog and more
The CPU design as currently implemented largely follows the diagram shown below. It features a 16 x 32bit register file and 16 bit instructi...